# Quad Analog Switch/ Multiplexer/Demultiplexer with LSTTL Compatible Inputs

# **High-Performance Silicon-Gate CMOS**

The MC74HCT4066A utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from  $V_{CC}$  to GND).

The HCT4066A is identical in pinout to the metal–gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so the ON resistances ( $R_{ON}$ ) are more linear over input voltage than  $R_{ON}$  of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS and LSTTL outputs. For analog switches with voltage–level translators, see the HC4316A.

#### **Features**

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range  $(V_{CC} GND) = 4.5 \text{ to } 5.5 \text{ V}$
- Analog Input Voltage Range  $(V_{CC} GND) = 0$  to 5.5 V
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066

1

- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates
- These are Pb-Free Devices




# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A







A = Assembly Location

L, WL = Wafer Lot
 Y, YY = Year
 W, WW = Work Week
 G or = Pb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.





Figure 1. Pin Assignment

## **FUNCTION TABLE**

On/Off Control Input	State of Analog Switch
L	Off
H	On



ANALOG INPUTS/OUTPUTS =  $X_A$ ,  $X_B$ ,  $X_C$ ,  $X_D$  PIN 14 =  $V_{CC}$  PIN 7 = GND

Figure 2. Logic Diagram

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT4066ADG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74HCT4066ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74HCT4066ADTR2G	TSSOP-14*	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Positive DC Supply Voltage (Refe	-0.5 to +14.0	V	
V <sub>IS</sub>	Analog Input Voltage (Referenced	–0.5 to V <sub>CC</sub> + 0.5	V	
V <sub>in</sub>	Digital Input Voltage (Referenced	Digital Input Voltage (Referenced to GND)		
I	DC Current Into or Out of Any Pin	1	±25	mA
P <sub>D</sub>	Power Dissipation in Still Air,	pation in Still Air, SOIC Package† TSSOP Package†		mW
T <sub>stg</sub>	Storage Temperature		-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating – SOIC Package: – 7 mW/°C from 65°C to 125°C TSSOP Package: – 6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND)		4.5	5.5	V
V <sub>IS</sub>	Analog Input Voltage (Referenced to GND)		GND	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)		GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		-	1.2	V
T <sub>A</sub>	Operating Temperature, All Package Types		<b>-55</b>	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)	V <sub>CC</sub> = 4.5 V	0	500	ns

<sup>\*</sup>For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Voltage ON/OFF Control Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum Low-Level Voltage ON/OFF Control Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
l <sub>in</sub>	Maximum Input Leakage Current ON/OFF Control Inputs	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V	5.5	2	20	40	μΑ
Δl <sub>CC</sub>	Additional Quiescent Supply Current (per Input)	V <sub>in</sub> = V <sub>CC</sub> - 2.1 V Other control inputs at V <sub>CC</sub> or GND	4.5 to 5.5	360	450	490	μΑ

# DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to GND} \\ &I_{S} \leq 2.0 \text{ mA (Figures 3, 4)} \end{aligned}$	4.5	120	160	200	Ω
		$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ or GND} \\ &(\text{Endpoints}) \\ &I_{S} \leq 2.0 \text{ mA (Figures 3, 4)} \end{aligned}$	4.5	70	85	120	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - GND) \\ &I_{S} \leq 2.0 \; mA \end{aligned}$	4.5	20	25	30	Ω
l <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or GND Switch Off (Figure 5)	5.5	0.1	0.5	1.0	μА
I <sub>on</sub>	Maximum On-Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> or GND (Figure 6)	5.5	0.1	0.5	1.0	μА

# AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50 pF, ON/OFF Control Inputs: $t_r$ = $t_f$ = 6 ns)

				Gu	Guaranteed Limit		
Symbol	Parameter		v <sub>cc</sub> v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figures 10 and 11)		4.5	10	13	15	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 12 and 13)		4.5	30	38	45	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 12 and 13)		4.5	25	32	37	ns
С	Maximum Capacitance	ON/OFF Control Input	-	10	10	10	pF
		Control Input = GND Analog I/O Feedthrough	- -	35 1.0	35 1.0	35 1.0	


		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Switch) (Figure 15)*	15	pF

<sup>\*</sup>Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	Limit* 25°C 54/74HCT	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 7)	f <sub>in</sub> = 1 MHz Sine Wave Adjust f <sub>in</sub> Voltage to Obtain 0 dBm at V <sub>OS</sub> Increase f <sub>in</sub> Frequency Until dB Meter Reads – 3 dB			MHz
		$R_L = 50 \Omega$ , $C_L = 10 pF$	4.5	150	
-	Off-Channel Feedthrough Isolation (Figure 8)	$f_{in} \equiv$ Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$			dB
		$f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF	4.5	-50	
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5	-40	
_	Feedthrough Noise, Control to Switch	$V_{in} \le 1$ MHz Square Wave ( $t_r = t_f = 6$ ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A			$mV_{PP}$
	(Figure 9)	$R_{L} = 600 \Omega, C_{L} = 50 pF$	4.5	60	
		$R_L$ = 10 kΩ, $C_L$ = 10 pF	4.5	30	
-	Crosstalk Between Any Two Switches	$f_{in} \equiv$ Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$			dB
	(Figure 14)	$f_{in} = 10 \text{ kHz}, R_L = 600 \Omega, C_L = 50 \text{ pF}$	4.5	-70	
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5	-80	
THD	Total Harmonic Distortion (Figure 16)	$f_{in} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$ THD = THD <sub>Measured</sub> - THD <sub>Source</sub>			%
	, , ,	V <sub>IS</sub> = 4.0 V <sub>PP</sub> sine wave	4.5	0.10	

<sup>\*</sup>Guaranteed limits not tested. Determined by design and verified by qualification.



 $V_{is}$ , INPUT VOLTAGE (VOLTS), REFERENCED TO GROUND

Figure 3. Typical On Resistance,  $V_{CC}$  = 4.5 V




Figure 4. On Resistance Test Set-Up





Figure 5. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up

Figure 6. Maximum On Channel Leakage Current, Test Set-Up

**INPUT** 


**V**CC

N/C




\*Includes all probe and jig capacitance.

Figure 7. Maximum On-Channel Bandwidth
Test Set-Up



\*Includes all probe and jig capacitance.

Figure 8. Off-Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 9. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 10. Propagation Delays, Analog In to Analog Out



\*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



\*Includes all probe and jig capacitance.

Figure 13. Propagation Delay Test Set-Up




Figure 15. Power Dissipation Capacitance
Test Set-Up






Figure 12. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

Figure 14. Crosstalk Between Any Two Switches, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 16. Total Harmonic Distortion, Test Set-Up




Figure 17. Plot, Harmonic Distortion

## **APPLICATION INFORMATION**

Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked–up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and GND. The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between  $V_{CC}$  and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum

analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORB® (MOSORB is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 18. 5 V Application





Figure 19. Transient Suppressor Application



a. Using Pull-Up Resistors with HC Device

b. Using HCT Buffer

Figure 20. LSTTL/NMOS to HCTMOS Interface





Figure 21. 4-Input Multiplexer

Figure 22. Sample/Hold Amplifier

## **PACKAGE DIMENSIONS**

SOIC-14 CASE 751A-03 **ISSUE J** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- 1. JIMIENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  2. DIMENSION DOCO NOT
- PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE
  DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.127
  (0.005) TOTAL IN EXCESS OF THE D
  DIMENSION AT MAXIMUM MATERIAL
  CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

## **SOLDERING FOOTPRINT\***




**DIMENSIONS: MILLIMETERS** 

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

# TSSOP-14 CASE 948G-01 **ISSUE B**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER

  - 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
    2. CONTROLLING DIMENSION: MILLIMETER.
    3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
    4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
    5. DIMENSION A DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
    6. TERMINAL NUMBER ARE SHOWN FOR REFERENCE ONLY.
    7. DIMENSION A AND B ARE TO BE

  - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.50	0.60	0.020	0.024
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252 BSC	
М	0°	8 °	0 °	8 °

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative